⏲️ Embedded GC

Real-Time Constraints, Memory-Limited Systems, Incremental Collection, Deterministic Timing

Feeds to Scour
SubscribedAll
Scoured 77907 posts in 3.01 s
Computer-on-Modules for an efficient entry into rugged embedded edge AI applications
einpresswire.com·1d
🔌Microcontrollers
Preview
Report Post
Reduction for Structured Concurrent Programs
arxiv.org·15h
🔀Concurrency Models
Preview
Report Post
FlashAttention 4: Faster, Memory-Efficient Attention for LLMs
digitalocean.com·8h
🗺️Region Inference
Preview
Report Post
GNU C Language Manual
gnu.org·1h
🪄C Metaprogramming
Preview
Report Post
Real-Time Data Stream Processing in Go: Backpressure, Windowing, and Fault Tolerance Explained
dev.to·6h·
Discuss: DEV
📡Async Channels
Preview
Report Post
SHADOW: Simultaneous Multi-Threading Architecture with Asymmetric Threads
danglingpointers.substack.com·1d·
Discuss: Substack
🤝Cooperative Threading
Preview
Report Post
Addressing Critical Tradeoffs In NPU Design
semiengineering.com·12h
🏰Capability Machines
Preview
Report Post
DCAC: Dynamic Class-Aware Cache Creates Stronger Out-of-Distribution Detectors
arxiv.org·15h
⚡Cache-Aware Algorithms
Preview
Report Post
Making an LSP for great good
thunderseethe.dev·20h·
Discuss: Lobsters, Hacker News
✨Gleam
Preview
Report Post
ANN v3: 200ms p99 query latency over 100 billion vectors
turbopuffer.com·20h·
Discuss: Hacker News
⚡Cache-Aware Algorithms
Preview
Report Post
Rust async combinators for elegant and secure concurrency
kerkour.com·14h·
Discuss: r/rust
🪆Embedded DSLs
Preview
Report Post
Setting Up A Cluster of Tiny PCs For Parallel Computing - A Note To Myself
kenkoonwong.com·1h·
Discuss: Hacker News
🔀SIMD Programming
Preview
Report Post
One ISA, Infinite Use Cases: RISC-V and the Road to Workload-Specific Silicon
riscv.org·52m
🔧RISC-V
Preview
Report Post
Memory Addressing and Memory Mapped I/O | by Tom Herbert | Jan, 2026
medium.com·2d
💾Allocator Design
Preview
Report Post
FastMCP 3.0: From Tool Servers to Context Applications
mcpstatus.io·21h·
Discuss: Hacker News
🌉Cross-Platform FFI
Preview
Report Post
Open-Source FPGA Implementation of an I3C Controller[v1]
preprints.org·1d
⚡Control Synthesis
Preview
Report Post
Scalable Adaptive Memory Compiler Optimization via Multi-Objective Evolutionary Algorithms
dev.to·18h·
Discuss: DEV
🧠Memory Hierarchy
Preview
Report Post
Hornet UTXO(1): A custom, constant-time, highly parallel UTXO database
delvingbitcoin.org·3d
💾Zig Allocators
Preview
Report Post
cognitect/transit-format: A data interchange format.
github.com·7h·
Discuss: Hacker News
🔢Binary Formats
Preview
Report Post
Exploring hard-constrained PINNs for real-time industrial control
news.ycombinator.com·2d·
Discuss: Hacker News
🔌Microcontrollers
Preview
Report Post

Keyboard Shortcuts

Navigation
Next / previous item
j/k
Open post
oorEnter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
gh
Interests
gi
Feeds
gf
Likes
gl
History
gy
Changelog
gc
Settings
gs
Browse
gb
Search
/
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc

Press ? anytime to show this help